Abstract-Least Significant Bit-first (LSB-first) algorithm is suitable for low-activity signals as it reduces DAC activity and the number of bit-cycles required per conversion. However, certain code transitions degrade performance by requiring large switching energy and number of bit-cycles even when the code change over previous code is small. This paper addresses it by a new algorithm called Recode then LSB-first (RLSB-first) that reduces the switching energy required for all cases of small code change across the full range of possible previous sample codes. The energy reduction is achieved while maintaining a low number of bit-cycles per conversion.
INTRODUCTION
Analog signals with low-activity can be converted to digital signal energy efficiently with a successive approximation register (SAR) ADC using Least Significant Bit-first (LSB-first) algorithm [1] . After sampling the input, the algorithm initializes the SAR ADC with the previous sample and performs an LSBfirst algorithm search. For low-activity signals the conversion is energy-efficient and requires fewer number of bit-cycles per sample on average due to less DAC switching. However for certain code transitions, the LSB-first algorithm allows for bitskipping without testing the LSB bits which leads to unnecessary jumps much larger than that required by the code difference between the previous and current code of the sampled input [2] . This was addressed by the Bit Repeating LSB-first (BRL-first) algorithm [2] . BRL-first algorithm guarantees a start from the lowest LSB bit position irrespective of the previous sample code. However, the BRL-first algorithm incurs undesired energy consumption due to the toggling of MSB bits during the course of the SAR conversion. This paper presents a new algorithm that reduces DAC energy for all cases of small code change across the full range of possible starting codes while still achieving low number of bit-cycles per conversion. This paper first presents DAC energy calculations when switching from initial DAC switching code D init [9:0] to final DAC switching code Dfinal [9:0] . Then it reviews the LSB-first and BRL-first algorithms, before proposing the new algorithm RLSB-first (Recode then LSB-first) and presents the simulation results.
II. BACKGROUND: DAC ENERGY EQUATIONS
In this section we present energy calculations to switch a conventional 10 bit binary weighted DAC from initial code (2);
In (1), index i=-1 is for the dummy capacitor in the DAC and C0 is a unit capacitance. The bits of a DAC can be set according to (3) and (4);
The possibility of a bit equal to ½ in (4) will become clear later.
In this paper we will interchangeably use a symbol '*' to mean ½ and also at places refer to dummy bit D [-1] by DIR. The total DAC capacitance is given by (5) and the DAC capacitance connected to the reference voltage VREF is given by (6);
Let VIN be the sampled input voltage. The voltage level at the DAC top plate is given by (7) and the change in voltage level at the DAC top plate is given by (8);
Energy required for DAC transition can be understood as having two parts, ESW and ETOP, as in [3] . The ESW is the energy required to switch the DAC from the initial configuration to the final configuration without changing the voltage level on the DAC top plate. The ETOP is the energy required for charging capacitors that are connected to VREF in the final configuration due to change in the voltage level on the DAC top plate. ETOP is given by (9);
ESW is calculated by first figuring out the increase in capacitance that gets connected to VREF in going from the initial to final code at each bit location using (10), (11), (12), and (13); The switching energy is then calculated;
The total energy required for DAC transitioning from initial to final configuration is the given by
III. LSB-FIRST AND BRL-FIRST ALGORITHMS
In this section we include two previous works, LSB-first and BRL-first algorithms. The previous sample code is denoted by DPREV and the current sample code is denoted by DNEW.
A. LSB-first algorithm
LSB-first algorithm ( Fig. 1 ) has three phases, namely Initialization, To_lsb, and To_msb. In the Initialization phase the input is first sampled and then the DAC bits, D [9:0] , are set to the previous bits, DPREV [9:0] . D [-1] , also called DIR here, is set to 0 and comparison is made to determine the error and hence the direction in which to make code changes. An error of 0 means that the previous code is less than the current sample and 1 means the previous code is more than the current sample. DIR is updated to 1 if the error is 0 and another comparison is made to determine the error. An error of 1 would mean the current sample code is the same as the previous DPREV and the conversion ends. In all other cases, the next phase, To_msb, is activated. In the To_msb phase, the algorithm toggles one bit at a time in order to decrease the difference between the estimate and the input. The bit index, Q, chosen to toggle is the least significant bit that is set to not-DIR. Each time D[Q] toggles, comparison is made and the error is checked. The switch in the error value implies an overshoot due to the over correction of the difference. On overshoot the algorithm proceeds to the next phase, To_lsb. In the To_lsb phase, the algorithm performs a conventional SAR search and evaluates the remaining bits, does it without toggling the MSB bit and requires only four bitcycles and ~19 C0VREFVREF energy for this full conversion. However in another example (Fig. 3) , the algorithm skips all lower bits in bit-cycle 3 to toggle the first bit initially set to not-DIR, which in this case is the MSB. LSB-first requires twelve bit-cycles and ~598 C0VREFVREF energy for this conversion. Toggling MSB consumes large DAC energy and requires more number of bit-cycles than justified by the required change of only three LSBs over the set previous initialization voltage level.
The issue of bit-skipping was addressed in previous work [2] .
B. BRL-first algorithm
BRL-first algorithm (Fig. 4) has three phases like LSB-first algorithm, but differs in the To_msb phase. As in LSB-first algorithm, in the To_msb phase the algorithm sequentially toggles bits starting from the LSB while checking and reducing the difference between the current estimate and the input sample at each step. But this algorithm differs from LSB-first algorithm in that it guarantees a start from the LSB and proceeds without any bit-skipping. In doing so, BRL-first prevents the large overshoot and therefore prevents large number of bit-cycles required to correct it. In the To_msb the algorithm always starts The non-skipping feature of the BRL-first algorithm reduces the number of bit-cycles per conversion. However, this feature requires toggling of MSB bits to set lower bits to not-DIR and leads to wasted DAC switching energy. An example of such a case is shown in Fig. 5 . In bit-cycle 3 the MSB bit is toggled along with the LSB bits. This effectively increments the DAC voltage level by one LSB and sets the LSB bits to not-DIR for the following bit-cycles. Unlike LSB-first, BRL-first avoids large voltage deviation from the previous voltage level in the current cycle and also prevents large deviations from happening in the following bit-cycles. However this benefit comes with a cost of wasted energy in toggling the MSB bit in the first place.
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IV. PROPOSED RLSB-FIRST
In the proposed RLSB-first algorithm, there are four phases namely Recode, Initialization, To_msb, and To_lsb as shown in Fig. 6 . The last three phases, Initialization, To_msb, and To_lsb, are similar to the three phases in the LSB-first algorithm. Where this algorithm differs is in the Recode phase where the previous code, DPREV, is first systematically recoded to a new starting previous code that leads to significant savings in energy and reduction in the number of bit-cycles per conversion. We first describe the DAC architecture from a previous work from a new perspective which will be used in the proposed algorithm. It will be followed by the details of the algorithm.
A. Split Capacitor Array DAC and Redundancy
In [3] , a new split-DAC architecture is presented to enable an energy efficient DAC switching for a conventional MSB-first SAR search. In a split-DAC, each bit capacitor is split into two halves. This enables three switching states for each bit. The two states are the same as in a conventional non-split DAC, namely 1 and 0 where the two halves of a bit or neither half of a bit are connected to VREF respectively. The additional third state, ½ (*), in a split-DAC is a state with only one half of a bit is connected to VREF. In [3] the split-DAC is used to generate an initial DAC voltage level of VREF/2 by setting each bit to ½ (*). It is interesting to observe that the split-DAC structure also has a large code redundancy for other voltage levels that are not explored in [3] .
In a split-DAC architecture a voltage level can be represented by many DAC codes. A 10 bit two state (0 and 1) DAC has 2^10 (1024) voltage levels and that many codes representing them. In contrast, there are 3^10 (59049) possible In the proposed RLSB-first we encode previous sample code, DPREV, using all three possible states (0, 1, and ½) for each bit and then initialize the split-DAC to the encoded three state DPREV before doing LSB-first algorithm SAR search. Encoding DPREV using the method below saves energy and bit-cycles.
B. RLSB-first algorithm
In the Recode phase of RLSB-first there are two main blocks, Encode and Decode as shown in Fig. 6 . The Encode block takes a two state (0, 1) code, DPREV, and converts it into a three state code (0, 1, ½). The three state code is then passed onto the Initialization block. The rules for encoding are as follows. In a two state code, DPREV, we observe that patterns such as "..01111.." or "..10000.." anywhere in the code prevent small code increments or decrements without toggling its MSB bit. Toggling of the MSB bit for a small code change is energy inefficient. The goal is to recode the two state code, DPREV, to a much more energy efficient code by selecting one of the many codes that represent the same voltage level as the DPREV by using all three possible states (0, 1, ½) of a split-DAC architecture. In a split-DAC, a bit initially set to a '*' can be toggled to a 0 or a 1. Also patterns such as '..01010..' permit small code changes in either direction without toggling MSB bits. Therefore if we recode DPREV using a combination of '*' and unequal adjacent bits before the LSB-first algorithm search, it will enable energy efficient small code change without the DAC energy wasted in toggling MSB bits. There are two key rules for patterns in codes that generate equivalent DAC voltage levels in a binary weighted split-DAC. Rule 'A' in Fig. 7 indicates that a bit is equivalent to half of an adjacent MSB-side bit. Rule 'B' indicates that a bit is equivalent to the sum of a half of it and a full adjacent LSB-side bit. So using Rule 'A' we can replace '01' Encoded three state code 1111* 10*01
Step once would give us '*01' and applying Rule 'A' again on '*01' will give us '**0'. This gives us our Rule 'C' which replaces '011' with '**0'. In general 0 followed by n '1's can be replaced by n '*'s followed by 0 by repeatedly using Rule 'A'. This gives us our most general Rule 'X'. Similarly applying Rule 'B' repeatedly on 1 followed by n '0's gives us n '*'s followed by 1 as in our most general Rule 'Y'. To encode a 10 bit binary number we start from the LSB end and invoke the rule X and Y only when we encounter two adjacent 1s or 0s. The encoding steps are best illustrated with the examples in Fig. 8 . After encoding in the Recode phase, the algorithm proceeds with the next three phases as in LSB-first algorithm. After the three phases, the three state (0, 1, ½) output is returned back to the Recode phase and processed by the Decode block into a two state code (0, 1) and the conversion finishes (Fig. 6) . The Decode block is the opposite operation of the Encode block and the details of the steps are shown in Fig. 6 . An example conversion in Fig. 9 shows how recoding before doing an LSB-first eliminates MSB bit toggling when the difference between the D PREV and DNEW is small. RLSB-first achieves significant energy benefits over LSB-first and BRL-first algorithms, while maintaining low number of bit-cycles for a full conversion.
V. SIMULATION RESULTS
For a small code change, the worst-case energy for the RLSB-first algorithm is ~3X lower than BRL and ~2.5X lower than the LSB-first algorithm (Fig. 10a) . For a large code change, the worst case energy for the RLSB-first matches the LSB-first algorithm and is ~1.75X lower than the BRL-first algorithm. The average energy with a sinusoidal input centered at MSB code transition point for 0.49Fs Hz (Fig. 11a) , and 0.10Fs Hz (Fig.  11b) , versus varying amplitude is the lowest for the proposed algorithm compared to both LSB-first and BRL-first. For a small code change, the worst case number of bit-cycles in the proposed RLSB-first is ~3X lower than LSB-first and is about the same as BRL-first (Fig. 10b) . For a large code change, the worst number of bit-cycles for RLSB-first matches LSB-first and is ~28% lower than BRL-first. The average bit-cycles with a sinusoidal input centered at MSB code transition point for 0.49Fs Hz (Fig.  12a) , and 0.10Fs Hz (Fig. 12b) , versus varying amplitude are much better than LSB-first and about the same as BRL-first for low amplitude but as the amplitude of the input increases RLSBfirst requires smaller number of bit-cycles than BRL-first. The simulated RLSB-first logic power overhead is estimated at ~35% more than that for the LSB-first algorithm.
VI. CONCLUSION
The proposed RLSB-first algorithm achieves low switching energy and bit-cycles for small code changes over previous sample both in the worst case and also on an average. The algorithm achieves this by recoding previous code before initializing the DAC and performing LSB-first algorithm. Recoding previous code in the digital domain avoids toggling MSB bits on the DAC thereby saving both energy and bit-cycles per conversion. The simulation results for RLSB-first show improvements of upto 3X in worst case energy and has the lowest average switching energy for small code change over previous sample in comparison to the previous works.
